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We report on the first demonstration of an enhancement-mode pahannel GaAs metal oxide 
field effect transistor (MOSFET) realized directly on GaAs semi-insulating substrate with a fully 
ion-implant technology. The device, with a 40 x 50 pm2 gate geometry, shows very good DC 
characteristics with transconductance of 0.3 mS/mm and an excellent gate breakdown field greater 
then 3 MV/cm. 
During the past few decades, there has been continuous interest in GaAs based MOSFETs. 
This technology promises the advantages of low power consumption and circuit simplicity of 
complementary MOSFETs in combination with the high electron mlobility and the semi-insulating 
substrate of GaAs compound semiconductor. Previously, we have investigated the GaAs MOS 
diodes using a mixture of gallium oxide (Ga2O3) and gadolinium oxide (Gd203) as gate dielectric 
fiom a high purity single crystal Gd3Ga5012 source. A midgap interface state density and an 
interface recombination velocity of 10" cm'2eV-' and 9000 cdsec,  respectively, were reported.[ 13 
The dielectric constant of Ga203(Gd203) is 14.2 which is higher than 3.9 of SiO, for the Si 
MOSFET. This high dielectric constant can enhance the current drive capability. A cross-sectional 
view of the MOSFET is shown in Fig. 1. The source and drain regions were selectively implanted 
with Zn for the low resistance ohmic contacts. The implanted dopant was activated by annealing at 
780-850 "C for 5 minutes. Then, the wafer was transferred into solidl source MBE chamber and the 
native oxides of GaAs were thermally desorbed at substrate temperatures of 580-600 "C under As 
over pressure. The preservation of surface periodicity and atomic order was investigated by in-situ 
reflection high energy electron diffraction (MEED). For example, a (2x4) reconstructed As 
stabilized surface was illustrated in Fig. 2. After oxide desorption, tlhe wafer was transferred under 
vacuum (lo-'' torr) into a second chamber and Ga2O3(Gd,O3) was deposited on the GaAs with e- 
beam evaporation at substrate temperature of 350-550 "C. AuBe/l?t/Au and Ti/Pt/Au were then 
deposited for p-ohmic contact and gate electrode, respectively. Figure 3 illustrates a SEM 
photograph of a finished p-MOSFET. Figure 4 shows the I-V characteristics of a typicd 40 x 50 
pm device. The gate voltage was varied from 0 to -8 V in :steps of -1 V. The extrinsic 
transconductance is 0.3 mS/mm. The thickness of gate oxide is 400 A and the oxide breakdown 
voltage is larger than 12 V, as shown in Fig 5, which is consistent with the breakdown field (3.6 
MV/cm) of a large area MO$ diode, previously reported.[2] The average hole mobility in the 
inversion channel is -150 cm V sec-' as determined fr3m the drain current versus gate voltage 
characteristics at V,, = 0.5V, shown in Fig. 6.  
In conclusion, we have demonstrated the enhancement-mode p-channel MOSFETs with the 
use of high quality Ga203(Gd203) for the gate oxide and fully ion-implantation processing. This 
process is compatible with the commercial GaAs MESFETs technology. 
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Fig. 1 .  A cross-sectional view of the ion-implanted p-GaAs MOSFET. 
Fig. 2. W E E D  pattern of a (2x4) reconstructed As stabilized surface of a implant avtivated 
sample. 
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Fig. 3. A SEM photograph of p-MOSFET. 
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Fig. 4. The drain I-V characteristics of the I-V 
characteristics of a typical 40 x 50 ym2 
device. 
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Fig. 5.  Gate I-V characteristics of a p- 
MOSFET. 
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Fig 6 .  Drain current versus gate voltage of a 
40 x 50 pm2 device. 
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